test Project Status (04/14/2019 - 21:25:21) | |||
Project File: | Zadatak1Verilog.xise | Parser Errors: | No Errors |
Module Name: | test | Implementation State: | Programming File Generated |
Target Device: | xc3s250e-4cp132 |
|
No Errors |
Product Version: | ISE 14.7 |
|
No Warnings |
Design Goal: | Balanced |
|
All Signals Completely Routed |
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: | System Settings |
|
0 (Timing Report) |
Device Utilization Summary | [-] | ||||
Logic Utilization | Used | Available | Utilization | Note(s) | |
Number of Slices containing only related logic | 0 | 0 | 0% | ||
Number of Slices containing unrelated logic | 0 | 0 | 0% | ||
Number of bonded IOBs | 2 | 92 | 2% | ||
Average Fanout of Non-Clock Nets | 1.00 |
Performance Summary | [-] | |||
Final Timing Score: | 0 (Setup: 0, Hold: 0) | Pinout Data: | Pinout Report | |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report | |
Timing Constraints: |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | Tue Apr 21 09:20:13 2020 | 0 | 0 | 0 | |
Translation Report | Current | Tue Apr 21 09:20:22 2020 | 0 | 0 | 0 | |
Map Report | Current | Tue Apr 21 09:20:35 2020 | 0 | 0 | 2 Infos (0 new) | |
Place and Route Report | Current | Tue Apr 21 09:20:47 2020 | 0 | 0 | 1 Info (0 new) | |
Power Report | ||||||
Post-PAR Static Timing Report | Current | Tue Apr 21 09:20:52 2020 | 0 | 0 | 6 Infos (0 new) | |
Bitgen Report | Current | Tue Apr 21 09:20:58 2020 | 0 | 0 | 0 |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
WebTalk Report | Current | Tue Apr 21 09:20:59 2020 | |
WebTalk Log File | Current | Tue Apr 21 09:21:02 2020 |