





Schematic	Structural Verilog	Behavioral Verilog
 OR2	<pre>or OR_GATE(c, a, b);</pre>	<pre>assign c = a b;</pre>
 AND2	<pre>and I_GATE(c, a, b);</pre>	<pre>assign c = a & b;</pre>
 INV	<pre>not NOT_GATE(b, a);</pre>	<pre>assign b = ~a;</pre>
 NAND2	<pre>nand NAND_GATE(c, a, b);</pre>	<pre>assign c = ~(a & b);</pre>

