LCD1 Project Status (07/06/2020 - 17:36:48)
Project File: LCD1.xise Parser Errors: No Errors
Module Name: LCD1 Implementation State: Programming File Generated
Target Device: xc3s250e-4cp132
  • Errors:
No Errors
Product Version:ISE 14.7
  • Warnings:
2 Warnings (1 new)
Design Goal: Balanced
  • Routing Results:
All Signals Completely Routed
Design Strategy: Xilinx Default (unlocked)
  • Timing Constraints:
All Constraints Met
Environment: System Settings
  • Final Timing Score:
0  (Timing Report)
 
Device Utilization Summary [-]
Logic UtilizationUsedAvailableUtilizationNote(s)
Number of Slice Flip Flops 51 4,896 1%  
Number of 4 input LUTs 46 4,896 1%  
Number of occupied Slices 47 2,448 1%  
    Number of Slices containing only related logic 47 47 100%  
    Number of Slices containing unrelated logic 0 47 0%  
Total Number of 4 input LUTs 82 4,896 1%  
    Number used as logic 46      
    Number used as a route-thru 36      
Number of bonded IOBs 12 92 13%  
Number of BUFGMUXs 1 24 4%  
Average Fanout of Non-Clock Nets 2.51      
 
Performance Summary [-]
Final Timing Score: 0 (Setup: 0, Hold: 0) Pinout Data: Pinout Report
Routing Results: All Signals Completely Routed Clock Data: Clock Report
Timing Constraints: All Constraints Met    
 
Detailed Reports [-]
Report NameStatusGenerated ErrorsWarningsInfos
Synthesis ReportCurrentMon Jul 6 17:36:20 2020001 Info (0 new)
Translation ReportCurrentMon Jul 6 17:36:25 2020000
Map ReportCurrentMon Jul 6 17:36:30 2020002 Infos (0 new)
Place and Route ReportCurrentMon Jul 6 17:36:38 202002 Warnings (1 new)2 Infos (0 new)
Power Report     
Post-PAR Static Timing ReportCurrentMon Jul 6 17:36:41 2020006 Infos (0 new)
Bitgen ReportCurrentMon Jul 6 17:36:46 2020000
 
Secondary Reports [-]
Report NameStatusGenerated
WebTalk ReportCurrentMon Jul 6 17:36:47 2020
WebTalk Log FileCurrentMon Jul 6 17:36:48 2020

Date Generated: 07/06/2020 - 17:36:48